Understanding AMD's "TLB" Processor Bug
December 5, 2007 11:56 AM
comment(s) - last by
Much of AMD's bad luck over the last three months revolves around a nasty bug it just can't shake
Erratum, to those in the hardware or software industry, is a nice way of saying "we missed a test case" during development and design.
The Tech Report
AMD's iteration of Intel's F00F bug
. The bug, which has been documented since at least early November, can cause a deadlock during recursive or nested cache writes.
How does the TLB erratum occur? All AMD quad-core processors utilize a shared L3 cache. In instances where the software uses nested memory pages, this processor will experience a race condition.
AMD's desktop product marketing manager Michael Saucier describes a race condition as a series of events "where the other guy wins who isn't supposed to win."
In the software world, a typical memory race condition occurs when the memory arbiter is instructed to overwrite an older block of memory, but write the old block of memory to somewhere else in cache. In the instance where two arbiters follow this same rule set, its easy to see how a race condition can occur: both arbiters attempt to overwrite the same blocks of information, resulting in a deadlock.
From what AMD engineers would tell
, this example is very similar to what occurs with nested memory pages in virtualized machines on these K10 processors.
AMD has since released a new BIOS patch for all K10 motherboards, including
the often cited but rarely seen MSI K9A2 Platinum
. This patch, confirmed by
, will result in at least a 10% reduction in general computing speed.
AMD partners tell
that all bulk
shipments have been halted pending application screening based on the customer. Cray, for example, was allowed its latest allocation for machines that will not use these nested virtualization techniques. Other AMD corporate customers were told to use Revision F3 (K8) processors in the meantime.
The TLB erratum will be fixed in the B3 stepping of all AMD quad-core processors, including Phenom and
. However, AMD considers the B3 stepping a "March" item on its 2008 roadmap. Processors shipped between then and now will still carry the TLB bug, though with the BIOS workaround these machines will not experience a lockup.
The delayed Phenom 9700 is affected by the TLB bug, though AMD insiders tell
the upcoming 2.6 GHz Phenom 9900 is not affected
. This indicates Phenom 9900 will carry the B3-stepping designation.
AMD's latest roadmap hints that its tri-core processors are merely quad-core processors with one core disabled. The company also indicated that it will introduce some of these tri-core processors with the L3 cache disabled. Removing the shared-L3 cache from the chip design eliminates the TLB bug.
In a likely-related event, AMD's newest corporate roadmap scheduled three Phenom processors for the first half of 2008; one of which is the Phenom 9700. The company will launch
eleven new 65nm K8 processors in the same time period
This article is over a month old, voting and posting comments is disabled
Apologies to the guy that use the word "buggy" yesterday
12/5/2007 12:54:01 PM
Sorry dude. And what a shame for AMD. Just what they needed.
RE: Apologies to the guy that use the word "buggy" yesterday
12/5/2007 7:14:37 PM
These are tough times for AMD. It won't be until 2H08 that the reworked Barcelona, B+, is done. That is why we see the new focus on 65nm K8 chips.
Now if AMD really wanted to be friends with their customers, they would rework the Socket 940 Opterons. If they offered some low power Socket 940 65nm chips, it would make a lot of people very happy -- and save a heck of a lot of energy.
"If you mod me down, I will become more insightful than you can possibly imagine." -- Slashdot
AMD Phenom 2008 Roadmap
December 5, 2007, 10:08 AM
AMD Resurrects K8 Architecture for 2008 Roadmap
December 5, 2007, 10:22 AM
Leaked AMD Memo Sheds Light on Phenom CPU, Motherboard Availability
December 4, 2007, 1:22 PM
Gigabyte Z87X-UD7 TH Motherboard Gets Thunderbolt 2 Certification
December 16, 2013, 11:01 AM
Report: Google May Design its Own ARM-Based Server Processors
December 13, 2013, 12:25 PM
Qualcomm Unveils First 64-Bit "Snapdragon 410" Mobile Processor
December 10, 2013, 12:20 PM
12/9/2013 Daily Hardware Reviews
December 9, 2013, 5:34 PM
Samsung Unveils "Industry First" 1TB mSATA SSD
December 9, 2013, 10:21 AM
12/4/2013 Daily Hardware Reviews
December 4, 2013, 5:43 PM
Most Popular Articles
Report: Windows 8.2 Revives Start Menu, Runs Metro Apps in Desktop Mode
December 10, 2013, 2:56 PM
Chinese Media Puts Positive Spin on Its Smog Problem, Touts 5 "Benefits"
December 11, 2013, 12:39 PM
China's Lunar Rover Enters Orbit, Prepares for Historic Sat. Landing
December 13, 2013, 5:00 PM
The History of Normandy: How Nokia Plotted a Low-End Android Line
December 11, 2013, 8:12 PM
Metro-Enabled Firefox Browser Expected to Land After Two Years of Work
December 12, 2013, 5:21 PM
Latest Blog Posts
Justice Leaks Details of Next HTC One Two Flagship Phone
Dec 5, 2013, 4:04 PM
Global Cyber Espionage Concerns Reveal Growing Cyber Armies
Nov 29, 2013, 11:04 AM
Is The Period Becoming an Expression of Anger?
Nov 26, 2013, 2:02 PM
NSA and Congress -- You Will Never Kill the Constitution, It's an Idea
Nov 10, 2013, 2:00 PM
AT&T Explores $100B+ USD Deal to Acquire Vodafone's European Operations
Nov 4, 2013, 7:34 AM
More Blog Posts
Copyright 2013 DailyTech LLC. -
Terms, Conditions & Privacy Information