The Death of Moore's Law: T-Minus 15 Years and Counting
Michael Hoffman & Kristopher Kubicki
September 19, 2007 11:46 AM
comment(s) - last by
A young Gordon Moore circa 1975
Gordon Moore took part in the afternoon keynote during IDF 2007
The fall edition of the 2007 Intel Developer Forum (IDF) is officially underway from the San Francisco Moscone Center. The Tuesday morning keynote featured more
details about the
as one of the main points of the discussion.
In a later session, Dr. Moira Gunn, host of NPR Tech Nation, hosted a fireside chat with Gordon Moore, Intel co-founder and creator of Moore's Law. Moore received a well-deserved standing ovation from the crowded conference hall packed with thousands of attendees more than willing to respect a Silicon Valley legend.
Of course, the question on everyone's mind was the validity of Moore's Law. Specifically, whether or not it holds up today the same way it did when Moore first documented his observations almost forty years ago.
Moore's Law -- actually more of a conjecture -- essentially states the number of transistors placed on an integrated circuit doubles every two years. His observation helped outline trends the semiconductor industry for more than 40 years.
"We have another decade, a decade and a half, before we hit something that is fairly fundamental," Moore said during the session. That something "fundamental" is material science. Even the most advanced lithography conceivable today can't eliminate the brick wall that is the nanoscale.
Even at some point, lining up individual atoms no longer becomes feasible for transistor design. Researchers from Intel are already easing into the field of using carbon nanotubes for processor interconnects; a team from
the University of Pennsylvania just announced a new method for storing data
via phase-changing nanowires
"It's an exciting time," he said. "I'd love to come back in 100 years and see what happened in the meantime."
Of course, even Moore's understanding of transistor trends is no match for the prowess of ambitious engineers. Conventional computing principles go out the window with
the advent of quantum computing
, for example. Other types of alternative computing, including biological-based neural-computing, does not readily translate to transistor-count -- but that hasn't stopped researchers from
making enormous progress in the last few years
The death of Moore's Law is imminent, but new research and new materials assure that its successor will pack the same punch.
This article is over a month old, voting and posting comments is disabled
RE: Already dead
9/20/2007 11:52:11 PM
Well, not really ... The node, as defined fixes the pitch between the first two metal lines of the first metallization layer. ITRS defines the process node in their roadmap:
page 6 has a nice diagram and the definition above..
People often think that the litho node refers to the smallest feature size on the transistor, this is not true. The smallest feature size that must be patterend is the Lg, (*distance between source and drain, making up the channel*) and depending on design, will be roughly 1/2 to 1/3 of the distance 1/2 Pitch at M1 -- at least that is the trend I have noted.
So at 65 nm, roughly 30 nm or so... in fact, both AMD and Intel have published 35 nm gate lengths at the 65 nm node, so that range is close. The TCAD, which designs the transistor has to make the gate to gate pitch commensurate with the M1 to M1 metal line pitch, otherwise, you would not be able to wire up the transistor. Going from your description, say left edge of the gate to the same gate edge on the adjacent transistor defines the total area taken by the transistor (source, channel, drain) plus the isolation between... the total pitch relative to M1 (as two adjacent M1 lines span a souce and a gate, sould then be 2xnodex2 roughly, so at 65 nm, for example, 2 x 65 x 2 give 260 nm of space to build the transistor and isolate it, at 45 nm this goes down to 180 nm.
The key to CADing out the transistor is maximize the overall drive current at the lowest leakage. Now, you mention stress ... good. Because in the absense of classical scaling, Intel and AMD turned to stress engineering to increase mobility as opposed to using geometry to drive up drive currents. This works good at 90 nm, not as well at 65 nm and will yield diminishing returns the smaller you go.... it is not stress that is actually phenomena, it is strain which is induced by stress. Stress is a pressure, strain though is a force... pressure is force/unit area... so if I stress over say area A1 and in my next revision stress over area A2 such that A2 < A1, then the induces strain is significantly less in the shrink.
Interestingly, AMD employed 2 major stressors in their 90 nm process (dual stress liners), but going to 65 nm the effectiveness of this stressing technique diminished enough that they obviously tried to put in two more (embedded SiGe and stress memorization), and even then they are struggling to recover and hit 90 nm speed bins... so it is tough, but it can be done even at 65 nm dimensions.
“We do believe we have a moral responsibility to keep porn off the iPhone.” -- Steve Jobs
"Nehalem" Taped-out and Running Windows
September 18, 2007, 12:04 PM
Researchers Develop Nanowires for Storing Computer Data
September 18, 2007, 6:22 PM
Scientists Discover "Hidden" Order for Quantum Computer Advancement
July 31, 2007, 9:20 AM
Researchers Produce Chemically Operated Neuro-memory Chip
May 30, 2007, 11:12 AM
Report: AT&T Eyeing $40B DirecTV Purchase
May 1, 2014, 8:00 AM
WebOS Class Action Settlement Costs HP $57 Million
April 1, 2014, 10:22 AM
IBM Workers Strike Over Terms of Deal That Will Have Them Working for Lenovo
March 6, 2014, 9:29 AM
Google Picking Up Artificial Intelligence Company "DeepMind" for $400 Million
January 27, 2014, 9:25 AM
Quick Note: Qualcomm Grabs up Palm, IPAQ, and Bitfone Patent Portfolio from HP
January 24, 2014, 9:18 AM
Verizon Buys Intel Media OnCue Cloud TV assets
January 21, 2014, 10:26 AM
Most Popular Articles
Amid Theater Boycott Netflix Defiantly Plans New Movies, Plus 3 TV Shows for 2015
October 24, 2014, 7:30 PM
AT&T Defeats Purpose of New Apple SIM, Locks iPad Air 2 SIMs to Its Network
October 24, 2014, 2:17 PM
CVS, Rite Aid Kill Unofficial Apple Pay Support, Burn Google Wallet Users in the Process
October 25, 2014, 5:26 PM
1 Million Credit Card Activated on Apple Pay Within 72 Hours, Walmart CEO Hopes Visa "Suffers"
October 28, 2014, 8:17 AM
Microsoft's Figures Show Desktop Users Flocking to Windows 10 Preview
October 27, 2014, 11:04 AM
Latest Blog Posts
Costco Gives Employees Thanksgiving Off; Wal-Mart Leads "Black Thursday" Charge
Oct 29, 2014, 9:57 PM
"Bear Selfies" Fad Could Turn Deadly, Warn Nevada Wildlife Officials
Oct 28, 2014, 12:00 PM
The Surface Mini That Was Never Released Gets "Hands On" Treatment
Sep 26, 2014, 8:22 AM
ISIS Imposes Ban on Teaching Evolution in Iraq
Sep 17, 2014, 5:22 PM
Space Terrorism is a Looming Threat For the United States
Apr 23, 2014, 7:47 PM
More Blog Posts
Copyright 2014 DailyTech LLC. -
Terms, Conditions & Privacy Information