Quick and Dirty AMD K10 Cinebench
June 6, 2007 5:12 AM
comment(s) - last by
Cinebench ran AMD "Barcelona" 1.6 GHz in 27 seconds. (Source: DailyTech, Anh Huynh)
Cinebench ran Xeon X3220 2.4 GHz in 17 seconds. (Source: DailyTech, Anh Huynh)
An early AMD "Barcelona" revision gets its first non-simulated benchmark
Earlier today, AMD announced that it
across the server market. The company did not publically state how fast the processor was running, the stepping of the processor, the processor thermal envelope or the eventual ship date.
We had the opportunity to benchmark the AMD
, native quad-core on an early stepping. We only had a few minutes to test the chip, but we were able to run a quick Cinebench before we were instructed to leave.
The AMD benchmark ran on a single-socket, K10 CPU running at 1.6 GHz on NVIDIA's nForce Professional 3400 chipset. According to the system properties, the AMD system used 4GB of DDR2-667.
The most similar Intel system we could muster up on such short notice was an Intel Xeon 3220. The Xeon X3220 is clocked at 2.4 GHz, and ran on
(Intel X38). This system property profile stated the system utilized 4GB of DDR2-800.
Cinebench completed the default benchmark in 27 seconds for the 1.6 GHz K10; 17 seconds for the Intel Xeon X3220. The
Xeon was 58% faster with a 50% higher clock frequency for Cinebench.
Both systems ran Windows 2003 R2, 64-bit.
AMD partner engineers tell
the chip we tested was the latest revision silicon. The same engineers claim 2.0 GHz
chips are making the rounds, with 2.3 GHz already on the desktop and server roadmaps.
AMD's current guidance suggests a late July announcement for
. However, when
tracked down the individual partners named in AMD's press release, all cited "optimistic September" ship dates for motherboards.
This article is over a month old, voting and posting comments is disabled
These chips could be in debug mode...
6/6/2007 5:27:09 PM
I used to write system software for SGI, and when the new MIPS processors were coming out, we often had to run them in weird modes to work around a bug here or there. Some of them had some pretty substantial performance penalties, but the benefit of being able to find the next problem without respinning the chip made it worth it. At times, we had to turn off write buffers, shrink caches, put the chip in "in order" more, etc. AMD may be doing workarounds like those in this rev of silicon.
What I'm saying is that we still don't know anything about the performance of real Barcelona chips. Extrapolating the GHz won't give you the whole picture.
RE: These chips could be in debug mode...
6/7/2007 10:33:40 PM
I think you might be confusing software with hardware. I don't believe that its same as software running in debug more than hardware. Most debugging on CPU's are done with ICE's which are done done with processor in realtime. I use such devices years ago debugging OS software.
Yes GHZ doesn't mean much.. it doesn't mean that Intel chip is 50% faster cpu than this chip. There is other factors like memory bus, cache and core instructionset.
Actuall with above in account and AMD Onboard memory controller and other things, I expect that this processor would do a lot better than it did.
RE: These chips could be in debug mode...
6/14/2007 1:05:16 AM
I was trying to be careful because I don't know exactly how this works on AMD CPUs, but what I meant was that in the CPUS I worked with (back in the day) there are a bunch of configuration bits that got clocked into the chip at startup to control its function. I believe that the same thing happens with modern x86 chips except that these bits come from the BIOS.
When we were debugging MIPS chips and new multiprocessor system architectures, we sometimes needed to change those configuration bits to tell the chip not to use certain performance features because they would cause the chip to produce incorrect results.
For example, if the chip was having trouble with cache coherent loads using an update protocol, we would switch the chip into invalidate mode - slower in some situations, but it worked. Or when the chips were new, we would have to make sure that the sysad bus (MIPS equivalent to FSB) ran at a particular fraction of the internal clock. Or we would have to disable out-of-order execution...
It's actually a lot like software debugging. It's all about testing as much logic as you can. You have to find as many bugs as you can before you spin the chip so sometimes you have to have to run at significantly lower performance just to get the OS to boot and run benchmarks properly. Then you fix a whole bunch of bugs and critical paths at the same time and respin the chip.
We don't know where AMD is in that process, but you'd have to hope that these chips are early silicon that was able to run correctly but had performance features turned off or not well tuned (what I soemwhat simplisticly referred to as "debug mode"). It's possible that the chips are being respun as we type.
If anyone would like to enlighten me on how AMD chips get configuration bits from the BIOS and what they control (do they still load microcode?), let me know!
"I modded down, down, down, and the flames went higher." -- Sven Olsen
AMD Partners Demonstrate "Barcelona" at 1.6 GHz
June 6, 2007, 3:13 AM
Intel "Bearlake" Plans Unveiled
October 17, 2006, 1:24 PM
ZOTAC Announces Diminutive ZBOX PI320 pico
August 27, 2014, 9:00 AM
Quick Note: QNAP Announces $129 QGenie 7-in-1 NAS for Mobile Users
July 14, 2014, 9:32 AM
Apple Launches 21.5” iMac with 1.4GHz Core i5 Processor Priced at $1,099
June 18, 2014, 8:07 AM
Lowe's "Holoroom" Brings Holodeck, Home Improvement Dreams Closer to Reality
June 13, 2014, 9:06 AM
Intel to Broaden Market for Fanless Tablets, Ultrabooks with 14nm Intel Core M
June 3, 2014, 10:42 AM
ZOTAC Announces Four New Silent ZBOX Mini-PCs
June 2, 2014, 9:21 AM
Most Popular Articles
Microsoft's Surface 2 Tablet Family Gets a $100 Price Cut
August 25, 2014, 1:16 AM
Report: Microsoft to Announce Windows 9 on September 30
August 21, 2014, 11:20 AM
From HULC to FORTIS: the Evolution of Lockheed Martin's Incredible Exosuit
August 22, 2014, 12:45 PM
SpaceX Falcon 9-R Rocket Suffers Malfunction, Self-Destructs During Test Flight
August 23, 2014, 9:36 AM
Owner of "Decepticon" Maserati Ordered to Appear in Court This Thursday
August 25, 2014, 7:55 AM
Latest Blog Posts
Space Terrorism is a Looming Threat For the United States
Apr 23, 2014, 7:47 PM
Facebook Aims to Provide Internet to "Every Person in the World" with Drones, Satellites
Apr 1, 2014, 10:20 AM
Retail Mobile Sites Experience Outages in Light of Simplexity's Bankruptcy
Mar 14, 2014, 8:48 AM
Tesla vs. BMW: Who Has the Safer EV?
Feb 1, 2014, 2:56 PM
Justice Leaks Details of Next HTC One Two Flagship Phone
Dec 5, 2013, 4:04 PM
More Blog Posts
Copyright 2014 DailyTech LLC. -
Terms, Conditions & Privacy Information