backtop


Print 67 comment(s) - last by Amiga500.. on Apr 25 at 9:31 AM

Giuseppe Amato gives another overview on the high points of AMD's next-generation CPU architecture

This article was first published in German on K-Hardware.de.

Yesterday, AMD held a press presentation in Munich, Germany to update journalists about its upcoming K10 processor. AMD's Giuseppe Amato, Technical Director Sales and Marketing EMEA, had a few minutes to talk about the architecture at length. This architecture, previously dubbed K8L by Henri Richard -- now publically called K10 -- is scheduled to be AMD's first monolithic quad-core design.

The integrated memory controller (IMC) will get a few new features in the K10 core. When utilizing multiple memory modules, along with proper BIOS implementation and mainboard routing, the IMC can access memory in 64-bit channels (72-bit if you use ECC). This way it is possible to read and write data simultaneously, or improve efficiency for irregular access patterns which increasingly occur in a quad-core environment. This feature is available on AM2+ and F+ boards; on "old“ socket AM2 and F boards the usual 128-bit dual-channel mode is available.

Due to split power planes, the IMC can be clocked down independently of the CPU cores, along with reduced voltage. This also enables CPU overclocking without touching the memory frequency, something that may appeal to enthusiasts. These features are again dependent on Socket AM2+ and F+ platforms.

Amato explained how the quad-core design benefits from the internal crossbar switch the backbone of communication inside the K10 CPU. With Intel's current quad-core design there are cases where data needs to travel over the FSB -- in AMDs case all inter-CPU communication takes place on-die.

The crossbar switch of the K10 core is already prepared for up to 8 cores, Amato boasted. Amato wouldn't give even a vague timeframe for market availability of such a CPU, though he indicated the company is prepared for whatever the market demands. Amato made clear that octo-core is far away in the future – Shanghai will not get 8 cores.

K10 will introduce a shared L3 cache while the individual cores have dedicated L1 and L2 caches. As long as requested data lies in L1, it can be directly loaded. This also works if the data lies in the L1 cache of another core, in which case the communication works via the crossbar switch. In case requested data resides in the L2 cache, it will be loaded to L1 and then invalidated in L2 as AMD has an exclusive cache design. The L3 Cache, however, is not exclusive, but allows for a shared bit to be set. If a core loads data marked as shared, it will reside in the L3 cache and can be fetched by other cores as well.

Amato also mentioned an array of power saving measures which, in sum, allow AMD to deliver a quad-core CPU in the same thermal envelope as today’s dual-core CPUs.

K10 adds the capability of independently clocking all the CPU cores. In current K8 processors (and Intel's Core 2 generation), all cores are clocked at the same level all the time -- the P-state can only be changed synchronously. In case of a compute-intensive single-threaded process, all cores must run on the highest level P-state. On K10-based CPUs, the idle cores could be switched to the lowest P-state, while others are in different states, depending on load.

This feature could possibly be abused by overclockers to overclock a single core above the specified levels. Amato clarified that AMD doesn't endorse overclocking, but acknowledges there are people interested in that. In a warranty case, AMD could detect PLL programmings out of spec which would deny the warranty. The new cores, however, have new thermal sensors, to improve overheating protection.

Amato closed the session by mentioning Shanghai as a successor to Barcelona in the server space for 2008. Shanghai will be an improved quad-core architecture, which is supposed to be socket-compatible with current Socket F platforms. Roadmaps available to DailyTech revealed Shanghai is a 45nm quad-core CPU featuring 6MB of L3 Cache.



Comments     Threshold


This article is over a month old, voting and posting comments is disabled

RE: A little pleased
By bob661 on 4/21/2007 6:55:11 PM , Rating: 2
quote:
IT Manager
IT Manager isn't a consultant it's the head IT guy in a corporation. And how the hell did AMD leave bad taste in your mouth? I work for an organization with close to 10,000 users and our entire engineering department runs AMD (about 500 or so). We have AMD powered servers running 24/7 without fault. We also have many Intel desktops and servers running 24/7. We bought AMD because they were faster, cheaper, and cooler running than Intel. Makes good business sense. If it works, it works.

Now there's a price parity and the performance difference is nearly identical so we can CHOOSE based on features.

If you're making business decisions based on fanboy ideals, your IT department is not really looking out for the best interests of your company.


RE: A little pleased
By PrezWeezy on 4/23/2007 1:04:24 PM , Rating: 2
You are correct in that I used the wrong term. I appologize for that, but I corrected myself. And AMD left a bad taste in my mouth when I installed several of them and after a few months the procs started to overheat and freeze or shutdown the computer. I want reliability in the business world. My company has a few of the new generation AMD machines out there. And I would agree that our database server running dual Opterons is an Intel killer. The things is amazing. It runs much faster than any Xeon server we could put together at the time. That doesn't change the fact that unless it is a specialized application, I prefer to go with the more stable Xeon.


"We’re Apple. We don’t wear suits. We don’t even own suits." -- Apple CEO Steve Jobs

Related Articles
AMD 2007 Server Roadmap
December 14, 2006, 9:47 AM













botimage
Copyright 2014 DailyTech LLC. - RSS Feed | Advertise | About Us | Ethics | FAQ | Terms, Conditions & Privacy Information | Kristopher Kubicki