Print 10 comment(s) - last by Anonymous Frea.. on Apr 9 at 2:26 PM

In a bid to make manufacturing of Celeron M 500 CPUs economically more efficient, Intel will introduce a shrunk-down core in the near future.

Last January Intel introduced the Celeron M 520, a low-cost entry-level mobile CPU based on Core microarchitecture. At $134 the CPU was relatively low-cost from a consumer point of view -- with scheduled price drop to $107 on April 22nd. Under the hood the CPU featured a "fully fledged" Merom core with the current B2 stepping. It's safe to assume that these feature at least 2 cores and 2MB L2 Cache -- given the processors have different manufacturing lines for 4MB and 2MB models.

In the recent PCN 107423-00 Intel notified its customers about a stepping change for Celeron M 520. Although a Celeron M 530 was introduced on March 25th at $134, in the PCN this model is not mentioned at all. Intel informs that said model will transition from a Merom B2 stepping core to a new Merom-L core with A stepping, which will be available starting the 1st of June.

The only change for customers is a different CPUID which requires a BIOS update along with a microcode update in oder to support the CPU correctly. Besides Intel notes that "Merom-L A stepping material has minor die size decrease due to manufacturing optimizations to
increase product availability".

As the PCN only mentions a minor die size decrease it remains open whether Intel only reduced the L2 cache down to 1MB or also managed to cut off one of the two CPU cores. My bet is on L2 Cache only, as it explicitly mentions "minor" and the CPU cores in Core-based CPUs are linked kinda tightly so it would have required some sort of redesign of the chip.

Comments     Threshold

This article is over a month old, voting and posting comments is disabled

RE: Celery!
By StevoLincolnite on 4/8/2007 7:17:29 AM , Rating: 4
Actually doing some tests I found out that a Katmai Pentium 3 500-512k of cache-133mhz FSB performed about the same as a 700Mhz Celeron.
The celerons not only were restricted to a 66Mhz bus in those days, Where the Pentium 3 used 100/133mhz buses, (Thats like 50%-100% bandwidth difference)
But they used 128k of on-die cache, Which was half of the coppermine and 1/4th the amount on the katmai, Now not only did it have its cache severely cut done, but the celeron only had four-way set associative on die L2 , While the Pentium 3 had 8-way, And cache latency's were much higher.
In 3D mark 2000 the Pentium 3 at the same clock speed as a celeron with a 100mhz FSB performed about 1000 3D marks slower. Which was really noticeable for back then. And back then, I prefer the AMD K6-2 Socket 7, then moved onto the K6-3 then the Pentium 3.
Back when the Celeron was against the Pentium 2, The cache was actually in a better configuration, As it was full speed on-die, Whilst the Pentium 2 was 256/512 off die cache.

“We do believe we have a moral responsibility to keep porn off the iPhone.” -- Steve Jobs
Related Articles

Most Popular ArticlesAre you ready for this ? HyperDrive Aircraft
September 24, 2016, 9:29 AM
Leaked – Samsung S8 is a Dream and a Dream 2
September 25, 2016, 8:00 AM
Yahoo Hacked - Change Your Passwords and Security Info ASAP!
September 23, 2016, 5:45 AM
A is for Apples
September 23, 2016, 5:32 AM
Walmart may get "Robot Shopping Carts?"
September 17, 2016, 6:01 AM

Copyright 2016 DailyTech LLC. - RSS Feed | Advertise | About Us | Ethics | FAQ | Terms, Conditions & Privacy Information | Kristopher Kubicki