HP Boasts Enormous Transistor Densities Gains with Nanowire Interconnects
January 17, 2007 1:42 AM
comment(s) - last by
New nanotechnology procedures from HP may become the norm for processor design as early as 2010
This article was first published on
HP Lab Researchers have created a new “field programmable nanowire interconnect" (FPNI) architecture, a variation on the FPGA technology, that could allow chip makers to place eight times the number of transistors currently possible on standard 45nm field programmable gate array, or FPGA, chips.
Stan Williams, an HP Senior Fellow and director,
said in a press statement
“As conventional chip electronics continue to shrink, Moore’s Law is on a collision course with the laws of physics. Excessive heating and defective device operation arise at the nanoscale. What we’ve been able to do is combine conventional CMOS technology with nanoscale switching devices in a hybrid circuit to increase effective transistor density, reduce power dissipation, and dramatically improve tolerance to defective devices.”
Current conventional FPGA chips use 80 to 90 percent of their CMOS for signal routing, leaving a relatively small portion for logic processing transistors. With the new FPNI approach, all logic operations will be performed in the CMOS (complementary metal oxide silicon) while most of the signal routing will take place in a nanoscale crossbar switch structure which will be placed on top of the CMOS.
The crossbar is connected to the CMOS using technology developed by Dmitri Strukov and Konstantin Likharev of Stony Brook University in New York. The new FPNI approach is said to have numerous benefits including the possibility of a much higher transistor count along with lower power consumption.
The first implementation of the new method, which uses 15-nanometer-wide crossbar wires combined with 45nm half-pitch CMOS on a conservative chip model, is said to be the equivalent of a three generation leap on the International Technology Roadmap for Silicon without having to shrink the transistors. Restating it, this means that applying the FPNI architecture using a 15nm crossbar on a current 45nm chip will allow 8 times as many transistors compared to using no crossbar. Researchers believe this model will be technologically possible by 2010.
A model based on 4.5nm-wide crossbar architecture combined with 45nm CMOS was also presented. The 4.5nm-wide crossbar would allow the same amount of transistors to be placed in a hybrid chip only 4 percent the size of a current 45nm chip. Snider and Williams believe it will be ready by 2020.
This article is over a month old, voting and posting comments is disabled
1/17/2007 5:11:10 PM
Most cool technology never sees it to market. This will probably be another example of something really, really useful that nobody will use for some stupid reason.
1/17/2007 9:18:34 PM
Stupid reason most likely being money and/or patents and/or lawsuits.
"Nowadays you can buy a CPU cheaper than the CPU fan." -- Unnamed AMD executive
"Prepare to be Punished": Microsoft is Killing OneDrive With Cuts, Blames Users
November 3, 2015, 8:23 PM
Apple's New "Magic" Peripheral Line Packs High Tech, High Prices
October 13, 2015, 9:39 PM
Samsung Adds 2 TB 850 EVO, PRO SSDs for $800, $1000
July 7, 2015, 4:23 PM
Seagate Senior Researcher: Heat Can Kill Data on Stored SSDs
May 13, 2015, 2:49 PM
How to Recover Most Apps After Your NVIDIA Driver Crashes in Windows 10
March 30, 2015, 12:54 PM
Tinkerer Gets Old School Mac Plus Running on the Modern Web
March 24, 2015, 6:41 PM
Latest Blog Posts
Sceptre Airs 27", 120 Hz. 1080p Monitor/HDTV w/ 5 ms Response Time for $220
Dec 3, 2014, 10:32 PM
Costco Gives Employees Thanksgiving Off; Wal-Mart Leads "Black Thursday" Charge
Oct 29, 2014, 9:57 PM
"Bear Selfies" Fad Could Turn Deadly, Warn Nevada Wildlife Officials
Oct 28, 2014, 12:00 PM
The Surface Mini That Was Never Released Gets "Hands On" Treatment
Sep 26, 2014, 8:22 AM
ISIS Imposes Ban on Teaching Evolution in Iraq
Sep 17, 2014, 5:22 PM
More Blog Posts
Copyright 2016 DailyTech LLC. -
Terms, Conditions & Privacy Information