Intel has said on multiple occasions that its 45nm process
is on track for
production 2007. In fact, Intel began sampling its Penryn
45nm chips just several weeks ago. At the IEDM, IBM and AMD described three
technologies that hope to compete with Intel’s 45nm development: the use of
immersion lithography, which AMD says will “deliver enhanced microprocessor
design definition and manufacturing consistency,” ultra-low-K interconnect
dielectrics to enhance performance-per-watt ratio and multiple enhanced
transistor strain techniques.
Current process technologies use conventional lithography,
which has significant limitations in defining microprocessor designs beyond the
technology generation. Immersion lithography uses a projection lens filled with
purified water as part of the step-and-repeat lithography -- think of the same
principles applied to immersion microscopy.
Immersion lithography provides increased flow of light, depth of focus and improved image
fidelity that can improve chip-level performance and manufacturing efficiency. For
example, the performance of an SRAM cell shows improvements of approximately 15
percent due to this enhanced process capability, without resorting to more
costly double-exposure techniques.
In addition, AMD and IBM say that the use of porous,
ultra-low-K dielectrics reduces interconnect capacitance, wiring delay, as well
as lowering power dissipation. This advance is enabled through the development
of an ultra-low-K process integration that reduces the dielectric constant of
the interconnect dielectric while maintaining the mechanical strength. The
addition of ultra-low-K interconnect provides a 15 percent reduction in
wiring-related delay as compared to conventional low-K dielectrics.
In spite of the increased packing density of the 45nm
generation transistors, IBM and AMD demonstrated multiple enhanced transistor
strain techniques that give an 80 per cent increase in p-channel transistor
drive current and a 24 per cent increase in n-channel transistor drive current
compared to unstrained transistors. The companies claim that their achievement
results in the highest CMOS performance reported to date in a 45nm process
In November 2005, AMD and IBM announced an extension of
their joint development efforts until 2011 covering 32nm and 22nm process
technology generations. AMD and IBM expect the first 45nm products using
immersion lithography and ultra-low-K interconnect dielectrics to be available
quote: The more interesting point about AMD's being that the few things I've found about it seem to imply that immersion lithography wasn't used in it
quote: Mmmmm, I don't quite remember what info on P1266 has and hasn't been released yet, going from the info on Intel's process site it isn't much. In fact, there's no mention of the tricks being implemented, just some of their results, and I'd hate to ruin a surprise
quote: high-k gate dielectric and metal gate electrode >> decreasing wire capacitance by a small amount and possibly etching neater lines
quote: Its not going to reduce defect rates...in fact, the resultant increase in defect rates is one of the primary factors speaking against its use
quote: I'm more tempted to call it playing catch up to Intel whose strained silicon tech will be on its third process node at 45nm
quote: Mmm, and I wonder how the dielectric constant of the AMD/IBM 'ultra-low-k' interconnect dielectric compares to the Intel?
quote: In spite of the increased packing density of the 45nm generation transistors, IBM and AMD demonstrated multiple enhanced transistor strain techniques that give an 80 per cent increase in p-channel transistor drive current and a 24 per cent increase in n-channel transistor drive current compared to unstrained transistors .
quote: Not to mention the fact that high-k gate dielectrics say bye bye to gate leakage.
quote: The new DSL process increases efficiency by as much as 80% I believe.