Print 30 comment(s) - last by saratoga.. on Nov 14 at 8:32 PM

A quick list of new SSE instructions - Image courtesy HotHardware
Fourth generation streaming SIMD extensions

With Intel’s Conroe Core 2 Duo launch in June 2006, Intel added several new SSE optimizations. The new SSE optimizations included with Intel’s Core 2 architecture sped up SSE, SSE2 and SSE3 operations two-fold. This was performed by optimizing the Core 2 architecture to execute a 128-bit SSE, SSE2 and SSE3 instruction in a single clock cycle. Intel’s previous Netburst and Core architecture required two clock cycles to execute the same instruction. These extensions and optimizations of SSE3 were not actually new instructions but more or less an improvement in efficiency.

Intel’s Pat Gelsinger announced today that Intel has published the white paper on its SSE4 instructions that will appear in its next-generation 45nm products. The new SSE4 instructions add 50 new performance enhancing instructions. These instructions optimize vector compiling, media, string and text processing and application targeted accelerators.

The Core architecture implemented on the Core 2 Duo processors added 32 additional supplimental streaming instructions to SSE3.  These instructions, dubbed Supplimental Streaming SIMD, are not SSE4 and should not be confused as such.

SSE4 instructions are expected to arrive incrementally in Intel’s first 45nm product that is expected to sample in the second half of 2007. This includes Intel’s upcoming Nehalem, which will be Intel’s second generation Core architecture, and Penryn, a 45nm shrink of Core 2 Duo. Intel Penryn and other 45nm processors are expected to begin sampling the second half of 2007 and begin shipping in the first half of 2008.  Full implementation of SSE4 is only planned for Nehalem at this time.

More details are available in Intel's whitepaper on the subject.

Comments     Threshold

This article is over a month old, voting and posting comments is disabled

RE: The Wisdom of new instruction set
By ergle on 9/28/2006 2:04:03 AM , Rating: 2
Yeah, 3DNow was first, but it still only contains a subset of SSE.

My comments weren't meant to confer that the K6 was wonderful. As someone who's worked with both, I'm well aware of the K6's shortcomings -- especially the lack of a pipelined FPU.

I do find it rather odd I was troll-rated for calling someone on their trolling tho'. Not your doing, I know :)

By kobymu on 9/28/2006 6:53:30 AM , Rating: 3
yeah, 3DNow was first, but it still only contains a subset of SSE.

MMX was first , and was extremely successful, which is the only reason why AMD created 3DNew in the first place.

Why not work with others in the industry (like AMD) and release instructions that software developers are asking for and will pledge support for.

"pledge support" ??? ...anyway, MMX was a huge success because Intel did just that, they listen to programmers and clients how wanted multimedia enhancements.

And not only was MMX a huge success, it was a fast success; programmers adopted MMX in almost unprecedented speed, unlike 486 new instructions or Pentium new instructions or even Pentium pro newer instructions, which most programmers took literally years to adopt.

IIRC Photoshop was the first 'big' adopter; only a few months after MMX initial release (don't remember the exact version though).

"This week I got an iPhone. This weekend I got four chargers so I can keep it charged everywhere I go and a land line so I can actually make phone calls." -- Facebook CEO Mark Zuckerberg

Related Articles
Intel Talks 45nm Production
September 26, 2006, 2:19 PM
Here Comes "Conroe"
July 13, 2006, 12:47 PM
Intel Life After "Conroe"
June 20, 2006, 12:38 PM

Copyright 2015 DailyTech LLC. - RSS Feed | Advertise | About Us | Ethics | FAQ | Terms, Conditions & Privacy Information | Kristopher Kubicki