AMD Announces More K8L Details
June 1, 2006 2:02 PM
comment(s) - last by
AMD's K8L diagram
AMD's K8L cache design
Four 16-bit or Eight 8-bit HyperTransport Links
K8L's instruction dispatch diagram
K8L details continue to pour in at AMD's Technology Analyst Day
During the AMD Technology Analyst Day, AMD’s CTO Phil Hester rehashed the majority of the
K8L information we discussed on
several days ago
, but disclosed further details on specifics. Hester was very specific to refer to these new technologies as simply “new architecture,” and never using the K8L core name.
Internally, AMD engineers use the codename
to describe the "new architecture."
A major push for AMD’s K8L design is in “modular” component design – meaning everything from L3 cache to memory controllers are developed as individual components and linked together with reusable, robust designs. To some extent, processor design is already modular with libraries and designs that are developed individually. However, Hester insists this new modular approach takes this modular approach even further, claiming that the company is developing “better define the interfaces for each of these building blocks.”
Additionally, Hester revealed some more information about the cache specifics on K8L. Each K8L core will have 64KB of dedicated L1 cache, followed by 512KB of dedicated L2 cache. The base models of K8L will have 2MB of shared L3 cache, but Hester also went on to claim that adding more L3 cache was in the company’s roadmap. One thing AMD representatives have not particularly touched on is the cache reduction from 64+64KB (data+instruction) to 32+32KB. AMD employees have assured us this move is logical with the addition of L3 cache.
A major feature of K8L is DICE, or Dynamic Independent Core Engagement. Essentially, the ACPI layer will have the ability to dynamically adjust individual cores and crossbars on the processor. Each processor core will have the ability to enter its own power-state, or p-state, allowing a K8L processor the ability to conserve power when the system does not have enough threads to utilize the other processor cores. Intel’s Core processors have the ability to enter c-states on a per-core basis, but the AMD demonstration showed a quad-core K8L processor dip individual cores into full halt.
Opteron servers right now are, for the most part, limited to PCs with eight sockets or less. Part of this is due to the fact that each processor has only three HyperTransport links. Hester announced that the next generation Opteron core will have four 16-bit HyperTransport-3 links running at 2.6GHz each. These four links can reconfigure into eight 8-bit HyperTransport links in a process called “un-ganging,” which is
a fundamental feature of HyperTransport-3
. Essentially, one could have an eight-socket server with thirty-two fully connected cores. Each processor will be able to take advantage of any of the eight memory banks within one memory hop. The HyperTransport-3 specification claims un-ganging mode can work on the fly, meaning that even a fully connected eight-socket server could dynamically change two 8-bit links into a single 16-bit link during operation to increase I/O at critical moments.
K8L is designed as a native quad-core design, although slides from the Technology Analyst Day also revealed that a dual-core desktop SKU will appear in mid-2007. So far,
has touched a little bit on the
65nm quad-core code names
announced in AMD roadmaps, but to our knowledge the code names for dual-core K8L processors have not been disclosed.
Please read the
update to this article about the K8L L1 cache sizes
This article is over a month old, voting and posting comments is disabled
RE: L1 Cache
6/1/2006 4:49:37 PM
I guess with quad core they cut back all the cache to free up die space. Thats a shame.
But then again, maybe they have compensated with a better front end on that thing.
RE: L1 Cache
6/1/2006 5:10:58 PM
128k was really large for an L1. It was designed for the days when L2 caches were offdie, not for modern on die L2 (and now L3!), so it was probably outdated.
A smaller L1 allows for faster access, wider data path, and/or better associativity for a given die size.
RE: L1 Cache
6/1/2006 7:01:17 PM
lower L1 cache means BETTER cache latency
"It's okay. The scenarios aren't that clear. But it's good looking. [Steve Jobs] does good design, and [the iPad] is absolutely a good example of that." -- Bill Gates on the Apple iPad
Recent AMD Retractions
July 6, 2006, 1:25 PM
Gearing Up For AMD Revision G
May 24, 2006, 5:35 AM
AMD K8L: Quad Core Desktops And So Much More
May 18, 2006, 2:37 AM
HyperTransport 3.0 Ratified Today
April 24, 2006, 12:45 PM
"Prepare to be Punished": Microsoft is Killing OneDrive With Cuts, Blames Users
November 3, 2015, 8:23 PM
Apple's New "Magic" Peripheral Line Packs High Tech, High Prices
October 13, 2015, 9:39 PM
Samsung Adds 2 TB 850 EVO, PRO SSDs for $800, $1000
July 7, 2015, 4:23 PM
Seagate Senior Researcher: Heat Can Kill Data on Stored SSDs
May 13, 2015, 2:49 PM
How to Recover Most Apps After Your NVIDIA Driver Crashes in Windows 10
March 30, 2015, 12:54 PM
Tinkerer Gets Old School Mac Plus Running on the Modern Web
March 24, 2015, 6:41 PM
Most Popular Articles
Free Windows 10 offer ends July 29th, 2016: 10 Reasons to Upgrade Immediately
July 22, 2016, 9:19 PM
Smart Security Cameras: 5 Good Choices For Any Budget
July 25, 2016, 7:13 PM
2017 Porsche Panamera: I’ll Take Three of These.
July 24, 2016, 6:44 PM
Top 5 Smart Watches
July 21, 2016, 11:48 PM
5 Excellent Cable Modems: Buy Your Own and Avoid Rental Fees
July 28, 2016, 8:44 PM
Latest Blog Posts
Sceptre Airs 27", 120 Hz. 1080p Monitor/HDTV w/ 5 ms Response Time for $220
Dec 3, 2014, 10:32 PM
Costco Gives Employees Thanksgiving Off; Wal-Mart Leads "Black Thursday" Charge
Oct 29, 2014, 9:57 PM
"Bear Selfies" Fad Could Turn Deadly, Warn Nevada Wildlife Officials
Oct 28, 2014, 12:00 PM
The Surface Mini That Was Never Released Gets "Hands On" Treatment
Sep 26, 2014, 8:22 AM
ISIS Imposes Ban on Teaching Evolution in Iraq
Sep 17, 2014, 5:22 PM
More Blog Posts
Copyright 2016 DailyTech LLC. -
Terms, Conditions & Privacy Information