backtop


Print 39 comment(s) - last by acompsys.. on Nov 29 at 1:09 PM


Rajeeb Hazra, General Manager of Intel's Technical Computing Group holding “Knights Corner”
Over 1 TeraFLOPS on a single chip

GPGPU and cloud computing have been hot topics for the last several years. Intel has shown off several designs like Larrabee and the Single-chip Cloud Computer in the past. However, it is Knights Corner that will be the firm's first commercial product to use the Many Integrated Core (MIC) architecture. The co-processor will be offered as a PCIe add-in board.

The MIC concept is simple: Use architecture specifically designed to process highly parallel workloads, but ensure compatibility with existing x86 programming models and tools.

This would give MIC co-processors the ability to run existing applications without the need to port the code to a new programming environment, theoretically allowing maximum CPU and co-processor performance simultaneously with existing x86 based applications. This would dramatically save time, cost and resources that would otherwise be needed to rewrite them to alternative proprietary languages.

AMD and NVIDIA have been trying to do with their latest architectures by enabling support for languages like C++, but Intel wants to challenge them in this potentially lucrative market.

Knights Corner will be manufactured using Intel’s latest 3-D Tri-Gate P1270 22nm transistor process and will feature more than 50 cores. Intel demonstrated first silicon of Knights Corner at the SC11 conference yesterday. The co-processor wowed the crowd by delivering more than 1 TeraFLOPS of double precision floating point performance.

The firm also touted its "commitment to delivering the most efficient and programming-friendly platform for highly parallel applications", and showed off the benefits of the MIC architecture in weather modeling, tomography, protein folding, and advanced materials simulation at its booth.

There is no timeframe on when Knights Corner will enter production or be available to customers.


Comments     Threshold


This article is over a month old, voting and posting comments is disabled

RE: holy hell..
By Guspaz on 11/16/2011 6:20:35 PM , Rating: 2
It's similar to what we're seeing in the ARM world. AppliedMicro's X-Gene chips scale up to 128 ARM cores, using up about 2W per core (pretty close to that 300W figure Intel is touting for a 50-core part).

Calxeda is doing similar things in a more distributed manner with an eye on cloud computing; they're doing lots of low-power quad-core ARM chips in super high density servers. Four cores per CPU, four CPUs per board, eighteen boards per chassis, and four chassis per rack. Each CPU has its own RAM, acting as an independent server, meaning a single rack can host 288 quad-core servers. Each server is relatively low-power, but performance-per-watt should still beat out traditional servers on an aggregate level, and most cloud instances don't need super-powerful servers; they're either massively distributed, or simply low-usage. There's a reason why atom-based servers have become popular in the datacenter for dedicated servers.


"A politician stumbles over himself... Then they pick it out. They edit it. He runs the clip, and then he makes a funny face, and the whole audience has a Pavlovian response." -- Joe Scarborough on John Stewart over Jim Cramer














botimage
Copyright 2014 DailyTech LLC. - RSS Feed | Advertise | About Us | Ethics | FAQ | Terms, Conditions & Privacy Information | Kristopher Kubicki