Print 65 comment(s) - last by saratoga.. on Apr 28 at 12:51 AM

June 6, 2006 didn't fit AMD's schedule

We just got official confirmation from motherboard and chipset manufacturers in Taiwan -- AMD has moved the official launch date of Athlon 64 DDR2 up two weeks to May 23, 2006. AMD roadmaps have previously put the AM2 launch at June 6, 2006 (during Computex 2006), but since motherboards and CPUs are already completed, the launch will be pushed up. AMD insiders tell us Conroe's launch date was also a factor in pushing the AM2 launch date up, though even we do not know the exact date Intel's Conroe will launch.

AMD's latest advisories claimed the following:
  • May 16, 2006: Global announcement of Energy Efficient Processor roadmap and pricing
  • May 23, 2006: Global announcement of Socket AM2 and new desktop product availability and pricing
  • May 31, 2006: Global announcement of AMD LIVE! desktop system availability

Comments     Threshold

This article is over a month old, voting and posting comments is disabled

By Rampage on 4/22/2006 3:20:54 PM , Rating: 2
LOL@ Conroe.

We'll be seeing the same thing that happened with Northwood. Gains, but nothing out of this world. Just a minor performance lead like NWood vs AXP.

Stay faithful Intel fans ;) You are going to continue to need it!

RE: LOL@Conroe
By josmala on 4/27/2006 4:23:42 PM , Rating: 2
What makes conroe revolutionary its SSE.
5 SSE incstructions per cycle and 4 instructions decode is nothing to sneeze upon, when K8 can do 1.5 SSE operation per cycle. And decode 3.

Conroe is huge improvement over current situation for Intel.

The situation right now is that AMD beats intel hands down, for 6 months after conroe K8L comes and we don't know how much that helps amd.

Now. I'm interested in conroe, my current and previous PC had AMD processors for obvious reasons but conroe probably changes situation for my next pc.

RE: LOL@Conroe
By saratoga on 4/28/2006 12:51:46 AM , Rating: 2
I don't believe it can do 5 per cycle. And even if it could, theres not enough bandwidth to sustain that since the cache is only 256 bits wide. I think the real issue limit is something like 2 or 3 per clock even if the FUs can handle more, but I don't really remember.

"Game reviewers fought each other to write the most glowing coverage possible for the powerhouse Sony, MS systems. Reviewers flipped coins to see who would review the Nintendo Wii. The losers got stuck with the job." -- Andy Marken
Related Articles
AMD's Next-gen Socket AM2 Revealed
February 6, 2006, 6:42 PM

Most Popular ArticlesAre you ready for this ? HyperDrive Aircraft
September 24, 2016, 9:29 AM
Leaked – Samsung S8 is a Dream and a Dream 2
September 25, 2016, 8:00 AM
Yahoo Hacked - Change Your Passwords and Security Info ASAP!
September 23, 2016, 5:45 AM
A is for Apples
September 23, 2016, 5:32 AM
Walmart may get "Robot Shopping Carts?"
September 17, 2016, 6:01 AM

Copyright 2016 DailyTech LLC. - RSS Feed | Advertise | About Us | Ethics | FAQ | Terms, Conditions & Privacy Information | Kristopher Kubicki