backtop


Print 55 comment(s) - last by Viditor.. on Mar 15 at 8:47 AM


Intel's Kentsfield CPU (top) will be the first quad core desktop chip, Clovertown will be the server equivalent - Courtesy AnandTech.com
According to Intel, it says quad-core for desktops will be ready by 2007

IDF is definitely showcasing a host of exciting technologies, but today Intel showed details of some very interesting technology in regards to where servers and desktops will be heading in 2007. According to company slides, Intel expects to be shipping multi-core Xeon processors based on the Montecito core by mid-year 2006. Targeting the MP segment, Intel's next-generation Tulsa processor will be manufactured using 65nm fabrication technology with large 16MB caches.

For the desktop segment, Intel indicated that Kentsfield will be the first quad-core processor and will be released in Q1 of 2007 after Conroe. During mid-year 2006, Intel will introduce its Bridge Creek platform but it did not indicate whether or not it will be Kentsfield ready. Recently, AMD also indicated that it will be introducing quad-core processors in 2007 for the server segment, but did not talk about the desktop space. According to Intel slides, Kentsfield will be focused on immediately after Conroe.

Intel indicated that quad-core processors will only be needed for the very highest-end desktops. Corporate users and enterprise level productivity software will also be a target for Kentsfield. Tigerton, Intel's quad-core MP processor, will also be released in early 2007.


Comments     Threshold


This article is over a month old, voting and posting comments is disabled

RE: Is Super Glue included ?
By Viditor on 3/15/2006 8:47:45 AM , Rating: 2
quote:
Your first false assumtion is that both L2 caches must always be coherent


I don't think I made that assumption...
I'll quote from a white paper done at Berkely:

"Not surprisingly, we find that caches are effective at reducing the processor traffic to memory. We observe improvements in L2 cache miss rates for L2 cache sizes up to 1 MB, the largest available for this processor. While larger caches are effective, this benefit is not without con-sequences. Coherence traffic, in the form of cache misses to dirty data in other processors’ caches, increases as caches get bigger, and as the number of processors increases. We find that the exclusive state of the four-state MESI cache coherence protocol is under-utilized for multi-processor configurations, and could likely be omitted in favor of a simpler three-state protocol. Finally, multipro-cessor scaling of this workload is good, but even modest memory system utilization degrades application memory latency, limiting database throughput..."

http://www.hpl.hp.com/personal/Kimberly_Keeton/Ber...


“Then they pop up and say ‘Hello, surprise! Give us your money or we will shut you down!' Screw them. Seriously, screw them. You can quote me on that.” -- Newegg Chief Legal Officer Lee Cheng referencing patent trolls











botimage
Copyright 2014 DailyTech LLC. - RSS Feed | Advertise | About Us | Ethics | FAQ | Terms, Conditions & Privacy Information | Kristopher Kubicki