Print 55 comment(s) - last by Viditor.. on Mar 15 at 8:47 AM

Intel's Kentsfield CPU (top) will be the first quad core desktop chip, Clovertown will be the server equivalent - Courtesy
According to Intel, it says quad-core for desktops will be ready by 2007

IDF is definitely showcasing a host of exciting technologies, but today Intel showed details of some very interesting technology in regards to where servers and desktops will be heading in 2007. According to company slides, Intel expects to be shipping multi-core Xeon processors based on the Montecito core by mid-year 2006. Targeting the MP segment, Intel's next-generation Tulsa processor will be manufactured using 65nm fabrication technology with large 16MB caches.

For the desktop segment, Intel indicated that Kentsfield will be the first quad-core processor and will be released in Q1 of 2007 after Conroe. During mid-year 2006, Intel will introduce its Bridge Creek platform but it did not indicate whether or not it will be Kentsfield ready. Recently, AMD also indicated that it will be introducing quad-core processors in 2007 for the server segment, but did not talk about the desktop space. According to Intel slides, Kentsfield will be focused on immediately after Conroe.

Intel indicated that quad-core processors will only be needed for the very highest-end desktops. Corporate users and enterprise level productivity software will also be a target for Kentsfield. Tigerton, Intel's quad-core MP processor, will also be released in early 2007.

Comments     Threshold

This article is over a month old, voting and posting comments is disabled

RE: Is Super Glue included ?
By Viditor on 3/11/2006 7:46:57 PM , Rating: 2
Thanks to cache partitioning coherency mostly becomes a non-issue

You should go back and read the posts again...
Cache partitioning only occurs within each die. The quad cores will have 2 dice per CPU, so coherency must be maintained via the FSB!
While I can't say how much traffic there will be (nor can I answer "how long is a piece of string"...), if you're going to actually USE the 4 cores it should be at least double that of a dual core...QED. In addition, the quad core must use the same FSB for coherency between dice...

RE: Is Super Glue included ?
By Questar on 3/12/2006 9:02:10 PM , Rating: 2
Your first false assumtion is that both L2 caches must always be coherent. They only must be cohent for data that resides in both caches - in other words in threads that sharing resource amomgst the cores. Independent threads do not need their written data sent to the other cache.

We can go on and on about other things, such as how all memory writes must transverse the FSB anyway and we really don't have any idea what - if any - impact cache updates have.

So we will just wait and see in a few months.

RE: Is Super Glue included ?
By Viditor on 3/15/2006 8:47:45 AM , Rating: 2
Your first false assumtion is that both L2 caches must always be coherent

I don't think I made that assumption...
I'll quote from a white paper done at Berkely:

"Not surprisingly, we find that caches are effective at reducing the processor traffic to memory. We observe improvements in L2 cache miss rates for L2 cache sizes up to 1 MB, the largest available for this processor. While larger caches are effective, this benefit is not without con-sequences. Coherence traffic, in the form of cache misses to dirty data in other processors’ caches, increases as caches get bigger, and as the number of processors increases. We find that the exclusive state of the four-state MESI cache coherence protocol is under-utilized for multi-processor configurations, and could likely be omitted in favor of a simpler three-state protocol. Finally, multipro-cessor scaling of this workload is good, but even modest memory system utilization degrades application memory latency, limiting database throughput..."

"Intel is investing heavily (think gazillions of dollars and bazillions of engineering man hours) in resources to create an Intel host controllers spec in order to speed time to market of the USB 3.0 technology." -- Intel blogger Nick Knupffer

Most Popular ArticlesSmartphone Screen Protectors – What To Look For
September 21, 2016, 9:33 AM
UN Meeting to Tackle Antimicrobial Resistance
September 21, 2016, 9:52 AM
Walmart may get "Robot Shopping Carts?"
September 17, 2016, 6:01 AM
5 Cases for iPhone 7 and 7 iPhone Plus
September 18, 2016, 10:08 AM
Update: Problem-Free Galaxy Note7s CPSC Approved
September 22, 2016, 5:30 AM

Copyright 2016 DailyTech LLC. - RSS Feed | Advertise | About Us | Ethics | FAQ | Terms, Conditions & Privacy Information | Kristopher Kubicki