Sun Leaks 6-core Intel Xeon, Nehalem Details
February 25, 2008 3:11 AM
comment(s) - last by
An document consistent with Intel roadmaps details the company's upcoming 6-core processor
The same slide deck details side-by-side projections of Nehalem with other AMD and Intel processors
George Out estimates the floating point point and integer performance by extrapolating datapoints on the slid
Sun confirms what Intel has been dying to tell us, at least off the record
Late last month in Austria, Intel presented Sun with roadmaps discussing details of its upcoming server platforms, including the fairly secret Xeon
architectures. Unfortunately for some, this presentation ended up on Sun's public web server over the weekend.
, Intel's 45nm six-core Xeon processor from the
family, will succeed the Xeon
is essentially two 65nm Core 2 Duo processors fused on one package,
will be Intel's first Core 2 Duo processor with three dual-core banks.
includes 16MB of L3 cache shared by all six processors. Each pair of cores can also access 3MB of local L2 cache. The end result is a design very similar to the AMD Barcelona quad-core processor; however, each
core contains 512KB L2 cache, whereas
cores share L2 cache in pairs.
To sweeten the deal, all
processors will be pin-compatible with
, and work with the existing
chipset. Intel's slide claims this processor will launch in the second half of 2008 -- a figure consistent with previous roadmaps from the company.
The leaked slide deck also includes more information about Intel's
is -- 45nm, SSE4, quad-core -- and then some. For starters, Intel will abandon the front-side bus model in favor of QuickPath Interconnect; a serial bus similar to HyperTransport.
Perhaps the most ambitious aspect of Nehalem? For the first time in 18 years Intel will pair its processors cores up with on-die memory controllers. AMD
made the switch to on-die memory controllers in 2003
. For the next three years its processors were almost unmatched by Intel's offerings. The on-die memory controller can't come a moment too soon. Intel will also roll out tri-channel DDR3 with the
, and all that extra bandwidth can only be put to use if there are no bottlenecks.
As noted by
blogger George Ou,
the slides contain some rudimentry benchmarks
and other publicly available processors. From this slide deck, Ou estimates Nehalem's SPEC*fp_rate_base2006 at 163 and the SPEC*int_rate_base2006 at 176. By contrast, Intel's fastest
Xeon X5482 pulls a measly 80 and 122 SPEC fp and int rate_base2006.
processor more than doubles the floating point performance of its current
-family processors. Ou adds, "We’ll most likely know by the end of this year what the actual scores are, but I doubt they will be more than 5% to 10% off from these estimated projections."
It's important to note that these estimates are not actual benchmarks. Intel's document states, "Projections based on *SPECcpu2006 using dual socket Intel Xeon 5160 Processor performance as the baseline." As discussed on
offer little substance in favor of the real deal.
As of February 2008,
the company plans to launch
in Q4 2008
Sun has since removed the slide deck from its website.
This article is over a month old, voting and posting comments is disabled
RE: On-die memory controller?
3/3/2008 11:39:28 PM
Uh. Memory latency can wreak havoc on performance.
Suppose the difference between AMD and Intel's offerings is just the functional units. Then you'll see performance varies based on the benchmarks that they're executing. But if you crank up the latency, performance drops across the board.
Intel's very visible method of compensating at the moment is to use pretty giant L2 caches. The Penryn-derived Xeon has some pretty gigantic L2 cache sizes. The decrease in cache miss is not linear to the proportional to the cache size increase, but they can't really afford to have a miss. From what I've seen, the Core 2 is a more aggressive superscalar processor, issuing more instructions than Phenom. They really need to keep the memory latency in check to make sure that it can perform. There was this article on Tom's Hardware where they have 3 C2D at the same clock rate, but different cache sizes. Most application benchmarks, when there is variance in performance, the jump from 1MB to 2MB is more significant than 2MB to 4MB.
"Young lady, in this house we obey the laws of thermodynamics!" -- Homer Simpson
Intel Slates "Nehalem" for Q4 2008
October 26, 2007, 10:58 AM
"Nehalem" Taped-out and Running Windows
September 18, 2007, 12:04 PM
Intel Launches Quad-Core "Tigerton"
September 6, 2007, 1:07 PM
Welcome to 2007: "Simulated Benchmarks"
July 4, 2007, 5:47 AM
Qualcomm Unveils First 64-Bit "Snapdragon 410" Mobile Processor
December 10, 2013, 12:20 PM
12/9/2013 Daily Hardware Reviews
December 9, 2013, 5:34 PM
Samsung Unveils "Industry First" 1TB mSATA SSD
December 9, 2013, 10:21 AM
12/4/2013 Daily Hardware Reviews
December 4, 2013, 5:43 PM
12/2/2013 Daily Hardware Reviews
December 2, 2013, 3:41 PM
OCZ Goes Bankrupt, SSD Assets are Targeted by Toshiba
December 1, 2013, 9:58 PM
Most Popular Articles
Hackers Nab 2 Million Login Credentials from Facebook, Gmail, Twitter
December 5, 2013, 1:00 PM
Experts: Masturbation Prevents Cancer, Diabetes, Insomnia, and Depression
December 6, 2013, 2:01 PM
Thieves Steal Truck with Cobalt-60 Onboard in Mexico, Will Die "Without a Doubt" from Exposure
December 5, 2013, 12:04 PM
Man Arrested for Using 5 Cents Worth of Electricity to Charge Nissan Leaf at Middle School
December 4, 2013, 8:00 PM
New Reversible "Type-C" USB Plug Coming in Mid-2014
December 4, 2013, 10:38 AM
Latest Blog Posts
Justice Leaks Details of Next HTC One Two Flagship Phone
Dec 5, 2013, 4:04 PM
Global Cyber Espionage Concerns Reveal Growing Cyber Armies
Nov 29, 2013, 11:04 AM
Is The Period Becoming an Expression of Anger?
Nov 26, 2013, 2:02 PM
NSA and Congress -- You Will Never Kill the Constitution, It's an Idea
Nov 10, 2013, 2:00 PM
AT&T Explores $100B+ USD Deal to Acquire Vodafone's European Operations
Nov 4, 2013, 7:34 AM
More Blog Posts
Copyright 2013 DailyTech LLC. -
Terms, Conditions & Privacy Information