backtop


Print


Conventional methods of chip stacking technology compared with Toshiba's hypothetical method. (Source: Toshiba)

The structure of the new Toshiba memory cell (Source: Toshiba)
Toshiba talks about its take on stacking memory chips

Toshiba presented in the VLSI symposium on Tuesday a new three dimensional memory cell array structure that enhances cell density and data capacity with minimal increase in the chip die size, but without the need to rely on advances in process technology.

Existing memory stacking technologies simply stack two-dimensional memory array on top of another, repeating the same set of processes. While this achieves increased memory cell density, it makes the manufacturing process longer and more complex.

Toshiba’s new approach to etching technology drives a through-hole down through a stacked substrate, creating a multi-layer sandwich of gate electrodes and insulator films. Pillars of silicon lightly doped with impurities are deposited to fill in the holes. The gate electrode wraps around the silicon pillar at even intervals, and a pre-formed nitride film for data-retention, set in each joint, function as a NAND cell.

Samsung previously announced 3D stacking technologies for NAND memory, though a quick glance at each layout demonstrates the apparent complexity of the Toshiba approach.  Hynix, IBM and Hynix have also revealed cell-stacking technologies of one form or another.

Toshiba’s new array increases density without increasing chip dimension, as the number of connected elements increases in direct proportion to stack height. For example, a 32-layer stack realizes 10 times the integration of a standard chip formed with the same generation of technology. The innovative design is a potential candidate technology for meeting future demand for higher density NAND flash memory.

The company would not state exactly how much it can improve memory density with this approach, though the corporate press release states a 32-layer stack could realize a 10-fold increase in cell density without increasing the chip dimension.





"It seems as though my state-funded math degree has failed me. Let the lashings commence." -- DailyTech Editor-in-Chief Kristopher Kubicki
Related Articles






Most Popular Articles







botimage
Copyright 2018 DailyTech LLC. - RSS Feed | Advertise | About Us | Ethics | FAQ | Terms, Conditions & Privacy Information | Kristopher Kubicki